Virtex UltraScale+ Series

TPS-VU29P FPGA Platform HLS

TPS-VU29P FPGA Platform HLS

Virtex UltraScale+ XCVU29P

• System Logic Cells (K):3,780
• DSP Slices:12,288
• Memory (Mb): 454.5
• The system has 652 general purpose I/Os , 16 GTY transceivers and 16 GTM(PAM4) transceivers on 6 high-speed connectors and 2 QSFP56(PAM4) Connectors.
  • HLS _去背_ _3_.png
  • HLS _去背_ _1_.png
詳細介紹

Empowering Large-Scale SoC Innovation with Scalable Capacity and Intelligent Control.

 

高速GTM (PAM4) 56Gbps、智慧監控、遠端部署:TPS m-View 讓硬體驗證更簡單、更可靠。

High Speed GTM (PAM4) QSFP56

Advanced Connectivity

Smart Management & Reliability

  • 高速GTM (PAM4) QSFP56: 搭載 XCVU29P FPGA,內建QSFP56高速接口 (56Gbps)454.5Mb 內部記憶體

  • 彈性擴充: 支援多種規格 Daughter Cards,滿足多樣化接口需求。

  • 智慧管理與高可靠性 內建智慧型管理中心,支援遠端燒錄、自我診斷(Self-Test)與即時功耗/溫度監控。自動斷電保護機制,確保開發流程萬無一失。

 
 

Configuration

USB 2.0  /  Gigabit Ethernet  /  JTag  / Micro SD Card

 

Security

Support AES-Key 256-bit Encryption

 

Smart Management & Reliability

Real-time monitoring of voltage, current, and temperature with automatic shut-down to prevent damage from over-limit conditions.

  TPS-VU29P HLS
房型Process 16nm
房型System Logic Cell 3,780 K
VCCINT Core Power  200A
Memory 454.5 Mb ( Block RAM:94.5Mb, Ultra RAM:360Mb)
Transceivers Max Rate 平日價GTY: 16 Gbps 
HP IO 652 
GTY 16 (TX/RX)
GTM 16(TX/RX)
PCIe Gen4 / Gen3
MIPI D-PHY 1.5 Gbps
 

 

 

Request Full Specifications:

Detailed datasheets and technical documentation are available upon request.
Please contact our team for more information regarding the TPS-VU29P-HLS

 contact US